

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

(1) 日本国特許庁 (JP)

(2) 公開特許公報 (A)

(3) 特許出願公報

特開平7-312405

(3) 公開日 平成7年(1995)11月28日

(3) (a), (c), (d)	登録記号	内閣監査官号	F.I.	技術表示住所
KOIL 23/50	S			
21/60	311	0-6918-48		
21/221				
23/71		A-8617-48 I-8617-48		

審査請求 替候請求 検索請求の数 3 OL (合5頁) 既明実に近く

(1) 出願番号 特願平6-102369	(2) 出願人 株式会社日立製作所 東京都千代田区麹町四丁目6番地
(2) 出願日 平成6年(1994)5月17日	(3) 出願人 000005108 株式会社日立マイコンシステム 東京都小平市上木本町5丁目22番1号
	(4) 出願人 000233169 株式会社日立製作所半導体事業部内
	(5) 出願人 金本 先一 東京都小平市上木本町5丁目20番1号
	(6) 出願人 石田 陽文 株式会社日立マイコンシステム内
	(7) 代理人 齊藤士 敦田 改名 既明實に近く


(5) (発明の名前) 半導体装置

(57) (要約)

(目的) 半導体装置の基板面上における実装密度を向上すること。

(構成) 半導体チップとそれに電気的に接続された内部リードを複数で封止した半導体装置であって、所述半導体装置の封止部周囲の底面もしくは、上面から内部リードの一端を突出させらる。

図1



される。

〔0022〕これにより、又え、断路器止部の断路部から突出していたカムリードの部分だけ、又はスペースを切り取つたり、他の部品等の支承に取り付てたりすることが可能となる。

〔0023〕次に、図5を用いて、本実用新型の半導体部のリードフレームについて説明する。

〔0024〕図5において、3Aは大きめの半導体チップ、3Bは小さめの半導体チップ、2Aは大きめの半導体チップと内部リード部分を包含するパンプ、2Bは大きめの半導体チップと内部リード部分を包含するパンプをそれぞれ示す。

〔0025〕図5によると、本実用新型の半導体部のリードフレームの形状は、フレームの中心附近から内部リードが斜め上に広がっている。

〔0026〕これにより、比較して示した異なるサイズの半導体チップである大きめの半導体チップ3Aを保持する場合でも、小さめの半導体チップ3Bを保持する場合でも、各半導体チップ3A、3Bのパッド位置を内部リード1上の接続可能な位置に変更し、その位置にパンプ2A、2Bを設けることで半導体チップ3A、3Bと内部リード部分1とを固定できる。このパンプ運用による内部リードと半導体チップとの電気的な接続はワイヤ接続ではなく、実用的な手段である。

〔0027〕すなわち、本実用新型のリードフレーム一つで多種の半導体チップを適用できる。

〔0028〕次に、本実用新型の他の実用例を図6と図7に示す。

〔0029〕図6に示す半導体部の内は、前述の図1に示した半導体部の内部リード部分1とカムリード部分の配置をなくしたものであり、内部リードと外部リードを実用化したリードを設けてある。すなわち、本実用例によれば、リードの位置のはば2/3がレジンにより埋め込まれ、その埋め込まれたリード一端面(上面)が半導体チップとの電気的接続部をなし、一方、リードの位置のはば1/3がレジンから突出、その露出した側面部は実用部への接続端子、つまりカムリードとなる。

〔0030〕これにより、実用内における基板とカムリードの位置部分の位置を両端でひととじし、角部化パッケージが用られる。リードフレームに位置をつけなくともよくなる。

〔0031〕図7に示す半導体部の内は、前述の図1に示した半導体部の半導体チップ1上に自然端フィン6を設け、半導体チップから見せらる側面を凸にしてやるものである。

〔0032〕なお、本実用新型は方を凸の半導体部をそれぞれ取り上げたが正方を凸のエンド部部についても

可能である。

〔0033〕また、本実用新型のCOL(CHIP ON LEAD)構造の半導体部では、断路からカムリードを突出させた例を取り上げたが、LOC(LEAD ON CHIP)構造等の半導体部においては、上部からカムリードを突出させる。

〔0034〕したがって、半導体チップとともに同時に内蔵された内部リードを断路で封止した半導体部であって、又は本実用新型の断路部の断路部の底面もしくは、上部からカムリードの一端を突出させることにより、半導体部の断路部の占める区域内外部リードがあり、又は内部リードの突出によって部分とされていた実用部を縮小できるので、半導体部の基部実用における実用性を向上することが可能となる。

〔0035〕以上、本実用新規によってなされた発明を、既記実用例によづて実用的に改進したが、本発明は、前記実用例に限定されるものでなく、その要旨を達成しない範囲においては、又是可としてあることは明ニである。

〔0036〕

(発明の図1) 本件において表示される発明のうち代表的なものによって示される構造を簡単に説明すれば、以下のとおりである。

〔0037〕半導体チップとそれに電気的に接続された内部リードを断路で封止した半導体部である。前記半導体部の断路部の底面もしくは、上部から内部リードの一端を突出させることにより、半導体部の断路部の占める区域内外部リードがあり、又は内部リードの突出によって部分とされていた実用部を縮小できるので、半導体部の基部実用における実用性を向上することが可能となる。

(断路の断面の説明)

(図1) 本実用新型の一部断面である半導体部の断路を説明するための図である。

(図2) 本実用新型の半導体部の断路図である。

(図3) 本実用新型の半導体部の断路図である。

(図4) 本実用新型の半導体部の断路からみた半導体部である。

(図5) 本実用新型の半導体部におけるリードフレームの構造を説明するための図である。


(図6) 本実用新型の他の実用例である半導体部の断路を説明するための図である。

(図7) 本実用新型の他の実用例である半導体部の断路を説明するための図である。


(内号の説明)

1…内部リード部分、2…パンプ、3…チップ、4…断路部、5…外部リード部分、6…自然端フィン。

(図1)



(図2)



(図3)






図2

(図4)




(図5)

図5




(図6)

図6



(図7)

図7



フロントページの記述

(81) Int. C.I.

29/24 月内監視専用

F 1

2016.21/22

技術監視専用

(72) 見明富 外音 電話

東京都小平市上木本町5丁目20番1号

株式会社日立製作所半導体事業部内

[TITLE OF THE INVENTION]

Semiconductor Device

5

[CLAIMS]

1. A semiconductor device including a semiconductor chip, inner leads electrically connected to the semiconductor chip, and a resin encapsulate adapted to encapsulate the semiconductor chip and the inner leads, wherein each of the inner leads is partially protruded from a lower surface or an upper surface of the resin encapsulate.
- 15 2. The semiconductor device in accordance with claim 1, wherein the inner leads are electrically connected to the semiconductor chip by bumps, respectively.
- 20 3. A semiconductor device including a semiconductor chip, a plurality of inner leads electrically connected to the semiconductor chip, and a resin encapsulate adapted to encapsulate the semiconductor chip and the inner leads, wherein each of the inner leads is encapsulated at a portion of the thickness thereof while being exposed at the remaining portion thereof in such a fashion that it has an
- 25

encapsulated main lead surface serving as an electrical connection to the semiconductor chip, and an exposed main lead surface positioned opposite to the encapsulated main lead surface, the exposed main lead surface serving as an outer lead.

5

[DETAILED DESCRIPTION OF THE INVENTION]

[FIELD OF THE INVENTION]

The present invention relates to a technique
10 effective if applied to semiconductor devices.

15

[DESCRIPTION OF THE PRIOR ART]

In conventional semiconductor devices, a semiconductor chip is typically connected with inner leads by means of wires or bumps. Such a semiconductor device has a structure in which outer leads are laterally protruded from an encapsulate.

20

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

After reviewing the prior art, the inventors have found the following problems. A down-sizing of recent system appliances using semiconductor devices has resulted in a requirement to reduce the size of circuit boards on which semiconductor devices are mounted. To this end,
25 attempts to reduce the size of semiconductor devices have

been made in order to achieve an improvement in the mounting efficiency of circuit boards resulting in a reduction in the size of those circuit boards.

5 In most cases, such a reduction in the size of semiconductor devices have been achieved by reducing the size of semiconductor chips. For such a reduction in the size of semiconductor devices, outer leads have not been the subject of interest. That is, there has been no attempt to reduce the area occupied by outer leads of a
10 semiconductor device on a circuit board. Since conventional semiconductor devices have a structure in which outer leads are laterally protruded from a resin encapsulate, they have a mounting area increased by the area of the outer leads laterally protruded from the resin encapsulate. As a result, the conventional semiconductor devices involve a problem in that the mounting efficiency thereof on a circuit board is degraded.
15

An object of the invention is to provide a technique capable of improving the mounting efficiency of a
20 semiconductor device on a circuit board.

Other objects and novel features of the present invention will become more apparent after a reading of the following detailed description when taken in conjunction with the drawings.

25

[MEANS FOR SOLVING THE SUBJECT MATTERS]

A representative of inventions disclosed in this application will now be summarized in brief.

In a semiconductor device in which a semiconductor
30 chip and inner leads electrically connected to the semiconductor chip are encapsulated by resin, each of the

inner leads is partially protruded from a lower surface or
an upper surface of the resin encapsulate.

For a semiconductor device in which a semiconductor chip and inner leads electrically connected to the semiconductor chip are encapsulated by resin, the present invention can improve the mounting efficiency of the semiconductor device on a circuit board by protruding a portion of each inner lead from the lower or upper surface of the resin encapsulate in such a fashion that the outer leads of the semiconductor device are received in an area occupied by the resin encapsulate, thereby reducing the mounting area of the outer leads by the area of outer leads laterally protruded from a resin encapsulate in the case of conventional semiconductor devices.

Now, the present invention will be described in detail in conjunction with embodiments thereof.

In the drawings associated with the embodiments, elements having the same function are denoted by the same reference numeral, and repeated description thereof will be omitted.

[EMBODIMENTS]

Fig. 1 is a view illustrating a semiconductor device having a structure according to an embodiment of the present invention. The semiconductor device according to the embodiment of the present invention shown in Fig. 1 has a rectangular structure. Fig. 2 is a side view of the semiconductor device when viewed at the shorter side of the rectangular structure. Fig. 3 is a side view of the semiconductor device when viewed at the longer side of the rectangular structure. Fig. 4 is a plan view of the semiconductor device when viewed at the bottom.

In Figs. 1 to 4, the reference numeral 1 denotes

inner lead portions, 2 bumps, 3 a chip, 4 a resin encapsulate, and 5 outer lead portions, respectively.

As shown in Fig. 1, the semiconductor device of the present embodiment includes leads having a stepped lead structure. Each lead has an inner lead portion 1 serving as an inner lead, and an outer lead portion 5 serving as an outer lead.

The stepped lead structure can be obtained by half-etching the inner lead portions 1 of the leads. Alternatively, the stepped lead structure may be obtained by bonding two lead sheets to each other in such a fashion that they define a step therebetween, and then cutting the bonded lead sheets.

Within the resin encapsulate 4, bumps 2, which may be made of, for example, solder, are provided on the inner lead portions 1, respectively. Through these bumps 2, the inner lead portions are electrically connected to the semiconductor chip 3. Bumps previously provided at the semiconductor chip 3 may also be used as means for electrically connecting the inner lead portions 1 to the semiconductor chip 3. Alternatively, wires may be used.

As shown in Figs. 2 to 4, the outer lead portions 5, which are protruded from the resin encapsulate 4, are mounted on a circuit board or the like while being in surface contact with the circuit board. Accordingly, it is

possible to reduce the mounting space of the semiconductor device by the area of outer leads laterally protruded from a resin encapsulate in the case of conventional semiconductor devices. Otherwise, this area may be used to
5 mount other elements.

Now, a lead frame included in the semiconductor device according to the present embodiment will be described in conjunction with Fig. 5.

In Fig. 5, the reference numeral 3A denotes a larger
10 semiconductor chip, 3B a smaller semiconductor chip, 2A bumps for coupling inner leads to the larger semiconductor chip, and 2B bumps for coupling the inner leads to the smaller semiconductor chip, respectively.

As shown in Fig. 5, the lead frame of the
15 semiconductor device according to the present embodiment has a structure in which inner leads extend radially around an area near the center of the lead frame. Accordingly, any one of the semiconductor chips having different sizes,
that is, the larger semiconductor chip 3A and smaller
20 semiconductor chip 3B indicated by phantom lines, can be connected with the inner lead portions 1 by shifting each pad position of the semiconductor chip 3A or 3B to a position where the semiconductor chip 3A or 3B can be connected to the inner leads 1, and providing a bump 2A or
25 2B at the shifted position. The electrical connection

between the inner leads and the semiconductor chip obtained by use of bumps as mentioned above provides an useful effect which cannot be expected in the case using wire connection. That is, one lead frame, which is configured 5 in accordance with the present embodiment, can be applied to a variety of semiconductor chips.

Referring to Figs. 6 and 7, other embodiments of the present invention are illustrated, respectively.

In a semiconductor device according to the embodiment 10 of Fig. 6, there is no step between the inner and outer lead portions 1 and 5 of each lead, as compared to the semiconductor device of Fig. 1. In this case, the semiconductor device includes leads each serving as both the inner and outer leads. In accordance with this 15 embodiment, about 2/3 of the thickness of each lead is encapsulated by resin. One main surface of each lead, namely, the encapsulated main surface (upper surface), serves as an electrical connection to the semiconductor chip. About 1/3 of the thickness of each lead is exposed 20 from the resin. The other main surface of each lead, namely, the exposed main surface, serves as a connection terminal to a mounting circuit board, for example, an outer lead.

In accordance with such a structure, it is possible 25 to secure the area, where the outer leads can be connected

to the circuit board, upon the mounting of the semiconductor device. Furthermore, a thin package can be produced. In accordance with this embodiment, it is also unnecessary to provide a stepped lead structure for the

5 lead frame.

In a semiconductor device according to the embodiment of Fig. 7, radiation fins 6 are provided on the semiconductor chip 3 shown in Fig. 1 in order to radiate heat generated from the semiconductor chip 3.

10 Although the above embodiments have been described as being applied to rectangular semiconductor devices, they may also be applied to square semiconductor devices. Also, the above embodiments have been described as being applied to a semiconductor device having a COL (Chip On Lead) structure to protrude outer leads thereof from the lower surface of the encapsulate. In the case of a semiconductor device having an LOC (Lead On Chip) structure, outer leads thereof are protruded from the upper surface of the encapsulate.

15 20 For a semiconductor device in which a semiconductor chip and inner leads electrically connected to the semiconductor chip are encapsulated by resin, the present invention can improve the mounting efficiency of the semiconductor device on a circuit board by protruding a portion of each inner lead from the lower or upper surface

of the resin encapsulate in such a fashion that the outer leads of the semiconductor device are received in an area occupied by the resin encapsulate, thereby reducing the mounting area of the outer leads by the area of outer leads laterally protruded from a resin encapsulate in the case of conventional semiconductor devices.

Although the preferred embodiments of the invention have been disclosed for illustrative purposes, those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.

(EFFECTS OF THE INVENTION)

Effects obtained by a representative one of the inventions disclosed in this application will now be described in brief.

For a semiconductor device in which a semiconductor chip and inner leads electrically connected to the semiconductor chip are encapsulated by resin, the present invention can improve the mounting efficiency of the semiconductor device on a circuit board by protruding a portion of each inner lead from the lower or upper surface of the resin encapsulate in such a fashion that the outer leads of the semiconductor device are received in an area occupied by the resin encapsulate, thereby reducing the mounting area of the outer leads by the area of outer leads laterally protruded from a resin encapsulate in the case of conventional semiconductor devices.

CLIPPEDIMAGE= JP407297344A

PUB-NO: JP407297344A

DOCUMENT-IDENTIFIER: JP 07297344 A

TITLE: LEAD FRAME

PUBN-DATE: November 10, 1995

INVENTOR-INFORMATION:

NAME

UMEKI, AKIHIRO

INT-CL_(IPC): H01L023/50; H01L023/28

ABSTRACT:

PURPOSE: To prevent the warping of a die pad and the warping of a die-pad supporting pin, which occur when a dimple of the rear surface of the die pad is formed by press machining, by providing the curved part at the die-pad supporting pin, which is connected to the die pad and a lead frame.

CONSTITUTION: A die pad 1 is supported with a die-pad supporting pin 3 and connected to a lead frame 4. Then, a curved part 5 is formed at the approximately central part of the die-pad supporting pin 3 by curving the die-pad supporting pin 3. Then, the curved part 5 absorbs the stress in the horizontal direction and the stress in the vertical direction, which are applied when the die pad 1 undergoes press machining. Thus, the warping of the die pad and the warping of the die-pad supporting pin can be prevented.

COPYRIGHT: (C)1995, JPO

FPAR:

PURPOSE: To prevent the warping of a die pad and the warping of a die-pad supporting pin, which occur when a dimple of the rear surface of the die pad is formed by press machining, by providing the curved part at the die-pad supporting pin, which is connected to the die pad and a lead frame.

FPAR:

CONSTITUTION: A die pad 1 is supported with a die-pad supporting pin 3 and